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Abstract 
In this paper, we performed thermal analysis in three-dimensional (3-D) chip built on silicon-on insulator substrate. 
Since heat dissipation is one of the most serious issues in 3-D electronics, efficient thermal management is necessary 
for reliable and efficient circuit operation. 3-D finite element analysis was used to study the feasibility of the use of 
graphene in thermal management of 3-D integrated circuits. The simulation results showed that the incorporation of 
graphene heat spreaders lower the maximum temperature of the chip. We calculated the equivalent thermal resistance 
for different design schemes and found that larger thermal resistance cause higher temperature rise within the chip. 
The maximum temperature rise of the chip was studied as a function of dissipated power across the channels and 
interconnects and thermal conductivity of few-layer graphene. The simulation results are important for the thermal 
management of three-dimensional integrated circuits and next generation electronics. 
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1. Introduction 
The concept of 3-D integrated circuit (IC) has gained much attention because of its improved features 
like increased device density (smaller footprints), reduced cost, heterogeneous integration, less power 
consumption, and more importantly shorter interconnect length and hence a wider bandwidth than its 2D 
counterpart [1]. The continuous downscaling in 2-D technology and the consequent increase in 
integration densities have resulted in longer interconnected structures that consume more power and the 
corresponding delay budget is also very high especially for below 130 nm technology [2,3]. The compact 
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3-D integration (stack of multiple layers into monolithic structure) plays its important role here; it 
increases the number of ‘nearest neighbors’ seen by each transistor, yet the interconnect length remains 
shorter and hence it results in less RC delay. The shorter interconnect in 3-D structure has a direct 
consequence on the reduction of the switching energy and switching time, reduction of the cycle time and 
energy dissipation and a subsequent enhancement of IC performance [4].  
Despite the above expected advantages, 3-D technology also faces some challenges. One of the major 
challenges of this technology is the thermal problem. Thermal issue is very important because high 
temperature in the chip physically degrades the performance, reliability and increases aging sharply [5-7]. 
Due to low thermal conductivity of ILD layers, the heat generated by the active devices and interconnects 
cannot be dissipated effectively, thereby produces localized heat i.e. hot spots [8]. High packing density 
of 3-D IC causes high power density [9]. And also increased layers of 3-D chip increase the thermal 
resistance by a significant amount. These result in higher temperature rise making thermal management a 
big challenge for the designers [1,10-11]. One of the possible solutions to mitigate this thermal problem is 
to incorporate material with high thermal conductivity into the chip design. Therefore, we propose the use 
of graphene for the heat management of 3-D integration. 
Graphene is the 2-D allotrope of carbon with very high thermal conductivity and very high electron 
mobility. The thermal conductivity of graphene is in the range of 3080 Wm-1K-1 to 5000 Wm-1K-1 at room 
temperature [12-14]. The unique features of graphene have made it an excellent choice for electrical and 
thermal management applications [15-18]. The effectiveness of the use of graphene as heat spreader has 
already been studied using two dimensional model [19-20]. In this work, we carry out three dimensional 
thermal modeling in order to study the effect of graphene heat spreaders in thermal management of 3-D 
chip. 
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Fig. 1. Schematic of the 3-D chip with Graphene lateral heat spreaders (a) 3D view and (b) cross sectional view. 
Graphene heat spreaders are attached to side heat sinks and embedded underneath the device and interconnect layers. 
Fig. 1. Schematic of the 3-D chip with Graphene lateral heat spreaders (a) cross sectional view and (b) 3D view. 
Graphene heat spreaders are attached to side heat sinks and embedded underneath the device and interconnect layers. 
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2. Thermal Modeling of a 3D Chip 
The designing of an actual 3-D integrated circuit faces many challenges from both the technological 
and designing view points. With a view of thermal study, we develop a three dimensional model of 3-D 
chip, composed of two strata face-to-face stacking as shown in Fig. 1. The two strata are bounded through 
a wafer-to-wafer Silicon-di-Oxide (SiO2) bonding layer. The first stratum is bulk and the second one is 
thinned silicon-on-insulator (SOI). The lower stratum has silicon substrate and the dimension of the 
substrate is 50m x 30m x100m. Each stratum has its own device layer and metal interconnects. Each 
device layer has 2x2 MOSFETs and we approximate MOSFETs as rectangular channels. The length, 
thickness and width of each channel are 40 nm, 30 nm and 1m, respectively. The separation between 
two channels is 10 m. We model several copper interconnect layers, arranged in a array, with a thickness 
of 236 nm. The thickness of oxide layer between the interconnects is 2.9 m. The two strata are 
connected internally with copper “super via” which has a thickness of 236 nm. The thickness of the SiO2 
bonding layer is 10 m. Device and interconnect layers generate heat due to Joule heating and cause 
localized heat generation. Graphene heat spreaders with two-side heat sinks are placed underneath the 
interconnect layers and the device layers.  The thermal conductivity of silicon substrate, bonding and 
oxide layer and copper interconnects are considered to be 155 Wmí1Kí1, 1.38 Wmí1Kí1 and 400 
Wmí1Kí1, respectively. A conventional heat sink is attached at the bottom of the first stratum. 
We conducted the three dimensional thermal modeling with the help of finite element analysis using 
the software COMSOL. We have only considered diffusive heat transport because the size of the 
graphene layer is larger than phonon mean free path [12,15].We model the heat conduction by solving 
Fourier’s law 
          ,)( QTk                                                              (1) 
where Q is  the heat  source which is  defined as  the heat  generated per  unit volume  per unit  time  
(Wm-3)  and  
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The external boundaries were considered to be adiabatic and given by ,0)(   Tkn i.e. the 
temperature gradient across the boundary is zero. All the heat sinks were considered to be held at constant 
room temperature and were described as T = T0, where  T0= 300K. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2. Maximum temperature rise as a function of dissipated power across the channels and interconnects in 2-D and 
3-D ICs. 
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3. Simulation Results 
Thermal issue is more critical in 3-D integrated circuit than that in 2-D integration. We get a clear 
picture of this phenomena from the simulation result shown in Fig. 2. The maximum temperature in 3-D 
chip is higher compared to that in 2-D for the same power density in the channels and interconnects. We 
vary the total power generation in both channels and interconnects between 2mW ~ 24mW. As a result, 
the corresponding maximum temperatures in 2-D and 3-D integration vary between 302K ~ 327K and 
318K ~496K, respectively. The high power density, compact size and high thermal resistance result in the 
high temperature rise in 3-D chip. Both the designs have same circuit parameters. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3. Temperature distribution in simulated 3-D IC (a) without and (b) with graphene heat spreaders attached to the 
side heat sinks. The thermal conductivity of single layer graphene is assumed to be 5000 Wmí1Kí1. The total power 
within the chip is 16.2 mW.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4 Maximum temperature in the chip as a function of dissipated power (a) across the channel only and     (b) 
across the interconnect only 
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From the above result, we are encouraged to find a solution to lower the maximum temperature in 3-D 
IC. Since graphene has very high RT thermal conductivity, we have incorporated graphene layers as heat 
spreaders underneath the device layer and interconnect layer. Fig. 3 shows the calculated temperature 
profiles for the 3-D integration without (Fig. 3(a)) and with (Fig. 3(b)) graphene heat spreaders placed 
underneath the device layers and interconnect layers. The thermal conductivity of single layer graphene is 
assumed to be 5000 Wmí1Kí1 and the value is independent of temperature. Two side heat sinks are 
attached to graphene heat spreader to support heat escape. We consider a power of 1.2 mW in channel 
and total 15 mW in interconnect layer. The maximum temperature in the hot spots is decreased by 68 K 
with the incorporation of graphene heat spreaders. The effect of graphene heat spreaders is more 
pronounced in the chip with more active devices and interconnects. 
The growth and fabrication of Few Layer Graphene (FLG) is technologically feasible than Single 
Layer Graphene (SLG). It is known that the thermal conductivity of graphene is a strong function of 
lateral dimension[15,16]. Again cross plane coupling with changes in the phonon Umplakk scattering 
causes thermal conductivity of FLG to decrease and the value varies between 2800 Wmí1Kí1  ~ 1300 
Wmí1Kí1  when atomic layer varies between 2 to 4 [16,21] and approaches to that of bulk graphite. We 
have explored the relation between maximum temperature and the variation of different thermal 
conductivity of FLG and simulated results are plotted in fig. 6. This figure illustrates that when both the 
atomic layer and thermal conductivity are larger, the maximum temperature is lower. 
4. Conclusions 
Our developed model and simulation results showed the role of graphene in thermal management of 3-
D chip. The maximum temperature within the chip is reduced with graphene lateral heat spreaders placed 
underneath the device and interconnect layers. We carried out simulation for a wide  range of thermal  
conductivities  of  grapheme  and  few  layer graphene. The  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.5: Equivalent thermal    resistance for 
different design schemes. 
 
Fig. 6. Maximum temperature variation with 
increasing numbers of Graphene layers and 
varying thermal conductivity 
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result showed that even with lower thermal conductivity, a substantial amount of maximum temperature 
is reduced within the chip with FLG. This will help us to use few layer graphene as heat spreaders which 
might be more technologically feasible. Our developed model and simulation results are important for the 
heat management of the growing industry of nanoelectronics. 
Acknowledgements 
All four authors have equal contribution to this paper. 
References 
[1] S. Simon Wong and Abbas El Gamal, “The Prospect of 3D-IC”; IEEE 2009 Custom Intergrated Circuits Conference. 
[2] K. C. Saraswat and F. Mohammadi, IEEE Transaction on Electron Devices 29,645 
[3] The National Technology Roadmap for Semiconductors, Technology Needs, 1997. 
[4] K.Banerjee, S.J. Souri, P. Kapur and K.C. Saraswat, “3-D Heterogeneous ICs: A Technology for the next Decade and 
Beyond” Proc of the IEEE 2001, 89, 602.  
[5] P. G. Mautry and J. Trager “Investigation of self-heating in VLSI and ULSI MOSFETs” in Proc. IEEE conf. Microelectron 
Test Struct., 1990;  221-226. 
[6] L. J McDaid, S. Hall, W Eccleston, and J.C. Alderman, “Monitoring the temperature rise in SOI transistor by measurement 
of leakage current,”in Proc. IEEE Int. SOI Con. 1991;  28–29. 
 [7] L. T. Su, J. E. Chung, D. A. Antoniadis, K. E. Goodson, and M. I. Flik,“Measurement and modeling of self-heating in SOI 
MOSFETs,” IEEETrans. Electron Devices 1994. 41, 1, 69–75. 
[8] A. Raman, M. Turowski, and M.Mar, International Mech. Engineering Congress and R&D Expo, November 2003. 
[9] S. Im and K. Banarjee, Technical Digest IEEE International Electron Devices Meeting (IEDM), 2003, P727 
[10]  P. Leduca, F. de Crecy, M. Fayolle, N. Sillon, S. Maitrejean, D. Louisa “Challenges for 3D IC integration: bonding quality 
and thermal management” International Interconnect Technology Conference, IEEE  2007 ,210- 212. 
[11] Cong, J; Yan Zhang;“Thermal Via planning for 3-D ic” Computer Aided Design ,2005 ; 745-752 
[12] A. A. Balandin, S. Ghosh, W. Bao, I. Calizo, D. Teweldebrhan, F. Miao, and C. N. Lau, “Superior thermal conductivity of 
single-layer graphene,” Nano Lett.2008.  8, 902.  
[13] S. Ghosh, I. Calizo, D. Teweldebrhan, E. P. Pokatilov, D. L. Nika, A. A. Balandin, W. Bao, F. Miao, and C. N. Lau, 
“Extremely high thermal conductivity of grapheme: Prospects for thermal management applications in nanoelectronics” Appl. Phys. 
Lett., 2008,  151911.  
[14] J.H. Chen, C. Jang, S. Xiao M. Ishigami and M. S. Fuhrer, Nat. Nanotech 2008; 3:206 
[15] D. L. Nika, E. P. Pokatilov, A. S. Askerov, and A. A. Balandin, “Phononthermal conduction in graphene: Role of Umklapp 
and edge roughness scattering,” Phys. Rev. B, Condens. Matter; 2009; 15: 155 413 
[16] D. L. Nika, S. Ghosh, E. P. Pokatilov, and A. A. Balandin, “Lattice thermal conductivity of graphene Àakes: Comparison 
with bulk graphite,” Appl. Phys. Lett. 2009;  20. 203.  
[17] Q. Shao, G. Liu, D. Teweldebrhan, A. A. Balandin, S. Rumyantsev,M. Shur, and D. Yan, “Flicker noise in bilayer graphene 
transistors,” IEEE Electron Device Lett.,2009. 3, 288–290 
[18] Q. Shao, G. Liu, D. Teweldebrhan, and A. A. Balandin, “High- temperature quenching of electrical resistance in graphene 
interconnects,” Appl. Phys. Lett. 2008. 20;  202 . 
[19] S. Subrina, and D. Kotchetkov, “Simulation of Heat Conduction in Suspended Graphene Flakes of Variable Shapes” 
Nanoelectronics and Optoelectronics  .2008; 3. 1–21 
[20] S. Subrina, D. Kotchetkov, and A. A. Balandin, “Heat Removal in Silicon-on-Insulator Integrated Circuits With Graphene 
Lateral Heat Spreaders” IEEE Electron Device Lett. 2009; 12 . 
[21] S. Ghosh, W. Bao, D.L. Nika, S. Subrina, E.P. Pokatilov, C.N. Lau and A.A. Balandin, "Dimensional crossover of thermal 
transport in few-layer graphene," Nature Materials, 2010.  7; 555-558. 
